Cache Side Channel Attacks - CPU Design As A Security Problem

Cache Side Channel Attacks - CPU Design As A Security Problem

Hack In The Box Security Conference via YouTube Direct link

Intro

1 of 29

1 of 29

Intro

Class Central Classrooms beta

YouTube playlists curated by Class Central.

Classroom Contents

Cache Side Channel Attacks - CPU Design As A Security Problem

Automatically move to the next video in the Classroom when playback concludes

  1. 1 Intro
  2. 2 Cache Side Channel Attacks
  3. 3 Who am I
  4. 4 Scope
  5. 5 Why is this interesting
  6. 6 How the data cache works
  7. 7 Summary
  8. 8 How is memory stored
  9. 9 Example code
  10. 10 How it works
  11. 11 Cash attacks
  12. 12 Victim time
  13. 13 Prime and Probe
  14. 14 Flush Load
  15. 15 Eject In Time
  16. 16 Shared Memory
  17. 17 Side Channel Attacks
  18. 18 Detecting Side Channels
  19. 19 Performance Counters
  20. 20 Flush Reload
  21. 21 Detecting cache misses
  22. 22 Analyzing the original code
  23. 23 Is the form scan useless
  24. 24 Flush and flush
  25. 25 Detecting flush
  26. 26 Twostage detection
  27. 27 Problems
  28. 28 Mitigation
  29. 29 Questions

Never Stop Learning.

Get personalized course recommendations, track subjects and courses with reminders, and more.

Someone learning on their laptop while sitting on the floor.